Mercurial > illumos > illumos-gate
diff usr/src/uts/common/io/atge/atge_l1e_reg.h @ 13768:ed21ea5d20cf
212 Atheros AR8132 / L1c Gigabit Ethernet Adapter
Reviewed by: Garrett D'Amore <garrett@damore.org>
Reviewed by: Milan Jurik <milan.jurik@xylab.cz>
Approved by: Dan McDonald <danmcd@nexenta.com>
author | Gary Mills <gary_mills@fastmail.fm> |
---|---|
date | Fri, 10 Aug 2012 10:52:49 -0400 |
parents | db56a54bf91c |
children |
line wrap: on
line diff
--- a/usr/src/uts/common/io/atge/atge_l1e_reg.h Tue Aug 07 21:36:09 2012 -0500 +++ b/usr/src/uts/common/io/atge/atge_l1e_reg.h Fri Aug 10 10:52:49 2012 -0400 @@ -19,6 +19,8 @@ * CDDL HEADER END */ /* + * Copyright (c) 2012 Gary Mills + * * Copyright 2009 Sun Microsystems, Inc. All rights reserved. * Use is subject to license terms. */ @@ -48,22 +50,28 @@ } rx_cmb_t; #pragma pack() +/* Master configuration */ +#define L1E_MASTER_CFG 0x1400 +#define L1E_MASTER_RESET 0x00000001 +#define L1E_MASTER_MTIMER_ENB 0x00000002 +#define L1E_MASTER_IM_TX_TIMER_ENB 0x00000004 +#define L1E_MASTER_MANUAL_INT_ENB 0x00000008 +#define L1E_MASTER_IM_RX_TIMER_ENB 0x00000020 +#define L1E_MASTER_CHIP_REV_MASK 0x00FF0000 +#define L1E_MASTER_CHIP_ID_MASK 0xFF000000 +#define L1E_MASTER_CHIP_REV_SHIFT 16 +#define L1E_MASTER_CHIP_ID_SHIFT 24 + + /* * DMA CFG registers (L1E specific). */ #define DMA_CFG_RD_REQ_PRI 0x00000400 -#define DMA_CFG_RD_DELAY_CNT_MASK 0x0000F800 -#define DMA_CFG_WR_DELAY_CNT_MASK 0x000F0000 #define DMA_CFG_TXCMB_ENB 0x00100000 -#define DMA_CFG_RXCMB_ENB 0x00200000 #define DMA_CFG_RD_BURST_MASK 0x07 #define DMA_CFG_RD_BURST_SHIFT 4 #define DMA_CFG_WR_BURST_MASK 0x07 #define DMA_CFG_WR_BURST_SHIFT 7 -#define DMA_CFG_RD_DELAY_CNT_SHIFT 11 -#define DMA_CFG_WR_DELAY_CNT_SHIFT 16 -#define DMA_CFG_RD_DELAY_CNT_DEFAULT 15 -#define DMA_CFG_WR_DELAY_CNT_DEFAULT 4 #define L1E_TX_RING_CNT_MIN 32 #define L1E_TX_RING_CNT_MAX 1020